

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

FIG. 1



[illegible]

PRIOR ART




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10





FIG. 11







FIG. 14




FIG. 15

The diagram shows a differential amplifier circuit. At the top, a current source (represented by a circle with a downward arrow) is connected to the common source of two NMOS transistors. The gates of these NMOS transistors are connected to a common-mode input signal, labeled $V_{in,cm}$. The drains of the NMOS transistors are connected to a load consisting of a PMOS transistor and a resistor. The gates of the PMOS transistors are connected to a common-mode input signal, labeled $V_{in,cm}$. The drains of the PMOS transistors are connected to a differential-mode input signal, labeled $V_{in,dm}$. The outputs of the amplifier are labeled $V_{o,n}$ and $V_{o,p}$. The circuit is biased with a common-mode input signal $V_{in,cm}$ and a differential-mode input signal $V_{in,dm}$.

FIG. 17




FIG. 18




FIG. 20




FIG. 22

PPL Xtal REFERENCE=10MHz
 LO-1, 10MHz FREQUENCY STEPS
 LO-2, 100kHz FREQUENCY STEPS

36MHz IF

TABLE OF FREQUENCIES BASED ON
 COARSE/FINE PLL SOLUTION:

NOTE

•LO-2 REF=100KHz,
 SO DIVIDE RANGE=9280 TO 9340

Fr1 (MHz)	50	58	66	74	82	90	98	106	114	122	130	138	146	154	"	852	860
LO-1(MHz)	1250	1260	1270	1270	1280	1290	1300	1310	1310	1320	1330	1340	1350	1350	"	2050	2060
IF-1 (MHz)	1200	1202	1204	1196	1198	1200	1202	1204	1196	1198	1200	1202	1204	1196	"	1198	1200
LO-2(MHz)	931.2	932.8	934.4	928.0	930	931	933	934	928.0	930	931	933	934	928.0	"	929.60	931.2
IF-2(MHz)	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	268.4	268.8	269.2	269.6	268.0	"	268.4	268.8
LO-3(MHz)	232.8	233.2	233.6	232	232	233	233	234	232	232	233	233	234	232.0	"	232.4	232.8
IF-3(MHz)	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	36.0	"	36.0	36.0

FIG. 23




FIG. 24a




FIG. 24b




FIG. 24c




FIG. 25




FIG. 26




FIG. 27





FIG.28a






FIG 28d




Fig 28e




Fig 28

FIG.29




FIG.30




FIG.31




FIG. 32





FIG. 33



00000-000000

FIG.34




FIG.35




FIG. 36




FIG. 37




FIG. 38

PGA SETTINGS




FIG. 39




FIG. 40

PGA ARCHITECTURE




FIG. 41




FIG. 42

NON-MONOTONICITY




FIG. 43
CLAMPING CONTROL RANGE




FIG. 44a

CONTROLLED GAIN COMPARATOR




FIG. 44b




FIG. 46




FIG. 47




FIG. 48

EXTERNAL 36 OR 44MHz FILTER OPTION
E.G. SIEMENS X6964 ($f_c = 43.75\text{MHz}$)




FIG. 49




FIG. 50




FIG. 51

EXTERNAL 36 OR 44MHz FILTER OPTION
E.C. SIEMENS X5964 ($f_c = 43.75\text{MHz}$)





FIG. 53

CATV TUNER











FIG. 58







RF input 6306

6300

6302 Resistor

6304

RF output 6308

FIG 63

000000-000000




FIG 64




FIG 65

A cross-sectional view of a semiconductor device. A substrate 5900 is at the bottom. Above it are metal layers 6600. A bond pad 5904 is formed on the metal layers. Layout parasitic caps 6610 are formed on the metal layers. The device is shown with various layers and components labeled with reference numerals.

FJH_66




FIG. 67








FIG. 68

00000-01000



PRIOR
ART




FIG 69




FIG. 70




FIG. 71

FIG. 72




FIG. 73

000070-24666460